A single cycle processor is a processor that carries out one instruction in a single clock cycle.[1]
See also
- Complex instruction set computer, a processor executing one instruction in multiple clock cycles
- DLX, a very similar architecture designed by John L. Hennessy (creator of MIPS) for teaching purposes
- MIPS architecture, MIPS-32 architecture
- MIPS-X, developed as a follow-on project to the MIPS architecture
- Reduced instruction set computer, a processor executing one instruction in minimal clock cycles
References
External links

The Wikibook Microprocessor Design has a page on the topic of: Single Cycle Processors
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.